Friday, December 19, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
T-Mobile to Pay $90 Million To Settle Case With FCC
New Trojan Targetted Banks Wordlwide
FBI Confirms North Korea Was Behind Sony Hack
Apple Responds To BBC's Allegations Over Working Conditions In Chinese Factory
BlackBerry Returns To Cash Flow
Comparison: Quantum Dot Vs. OLED Displays
Toshiba and SK Hynix Reach Settlement in Lawsuit Ahead Of CES
Google Concerned About MPAA's Actions To Revive SOPA
Active Discussions
Digital Audio Extraction and Plextools
Will there be any trade in scheme for the coming PSP Go?
Hello, Glad to be Aboard!!!
Best optical drive for ripping CD's? My LG 4163B is mediocre.
Hi All!
cdrw trouble
CDR for car Sat Nav
DVD/DL for Optiarc 7191S at 8X
 Home > News > General Computing > Hitachi...
Last 7 Days News : SU MO TU WE TH FR SA All News

Monday, February 06, 2006
Hitachi Says It Has Developed World's Smallest IC Chip


Hitachi said Monday it has developed the world's thinnest intergrated circuit (IC) chip, which can be embedded in paper to track down parcels or prove the authenticity of a document.

The IC chip is as small as a speck of dust, being just 0.15 mm by 0.15 mm square by 7.5 micrometers thick. The chip is a smaller version of the 0.4 x 0.4 mm "μ-Chip" currently being marketed by Hitachi. The distance between each circuit element was reduced by using SOI technology. In the conventional fabrication process, a transistor is formed directly upon the silicon substrate. In the SOI process, an insulation layer and a monocrystalline silicon layer (referred to as silicon on insulator) is formed upon the base silicon substrate, and the transistor is formed on this SOI substrate. Parasitic capacitance and leakage current are significantly reduced compared to the conventional process, and therefore transistor performance is increased.



Compared to the 0.3 x 0.3 mm, 60μm thick IC chip (henceforth 0.3mm IC chip) announced by Hitachi in February 2003, surface area is reduced to a quarter of the original size. Developments in thin chip fabrication technology have also enabled the chip to be reduced to one-eighth the thickness of the 0.3mm IC chip, at the same time. This significant decrease in size, increases the number of chips which can be fabricated on a single wafer, thus increasing productivity by more than four times.

The μ-Chip also uses an external antenna to receive radio waves (2.45 GHz microwaves), and transforms it to energy to wirelessly transmit a 128 bit (1038) unique ID number. As the data is written during the fabrication process using ROM (Read-Only-Memory) and thus provides a high level of authenticity.

The μ-Chip may be utilized in a broad range of applications such as security, transportation, amusement, traceability and logistics.


Previous
Next
NEC at CeBIT 2006        All News        Sanyo Quits OLED Business
NEC at CeBIT 2006     General Computing News      Kama Sutra Virus Causes Little Damage

Get RSS feed Easy Print E-Mail this Message

Related News
Hitachi Wearable Device Monitors Brain Functions
Hitachi Technology Stores Digital Data In 100 Recording Layers, Data Can be Stored For 300 million Years
Hitachi HDDs Have The Lowest Failure Rate: report
Hitachi Combines SSD Tier And SSD Cache Methods in Tiered Storage Systems
Hitachi Brings New Flash, Unified Storage and Converged Solutions
HGST Launches the 1.5TB Mobile Hard Drive
Maxell Introduces First iVDR, BD, HDD Combo Recorder
Hitachi Maxell To Take Over Hitachi's LCD projector Business
Hitachi Says Hybrid Storage Pools Are Superior Than HDD, SSD Configurations
HGST Launches 1.2TB, 10K RPM Hard Drive
HGST Releases 1TB, 7200 2.5-inch Mobile Hard Drive
Hitachi To Stop Making Semiconductors by 2014

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .