Saturday, November 01, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Pirate Bay Co-founder Sentenced To 42 Months Imprisonment
SEL Showcases 1058ppi And Foldable OLED Displays
New Outlook for Mac Available Now, Office for Mac Coming In 2015
Updated BBM Offers More Privacy, Control and More
Panasonic Raises Profit Outlook
Toshiba Offers New 4TB and 5TB Desktop HDDs
Samsung Introduces New Ultra Slim Galaxy A5 and Galaxy A3 Smartphones For The Chinese Market
Sharp 2Q Profit Slides
Active Discussions
DVD/DL for Optiarc 7191S at 8X
Copied dvd's say blank in computer only
Made video, won't play back easily
New Features In Firefox 33
updated tests for dvd and cd burners
How to generate lots of different CDs quickly
Yamaha CRW-F1UX
help questions structure DVDR
 Home > News > Mobiles > JEDEC R...
Last 7 Days News : SU MO TU WE TH FR SA All News

Thursday, May 17, 2012
JEDEC Releases LPDDR3 Standard for Low Power Memory Devices


JEDEC Solid State Technology Association today announced the publication of JESD209-3 LPDDR3 Low Power Memory Device Standard, which is inteneded to meet the perforamnce demands of mobile devices.

LPDDR3 offers a higher data rate, improved bandwidth and power efficiency, and higher memory densities over its predecessor, LPDDR2. Developed by JEDEC?s JC-42.6 Subcommittee for Low Power Memories, the LPDDR3 Low Power Memory Device Standard is available for free download from the JEDEC.

LPDDR3 achieves a data rate of 1600Mbps (versus 1066Mbps for LPDDR2) through the addition of new features, including:

- Write-Leveling and CA Training: These features allow the memory controller to compensate for signal skew, ensuring that data input setup and hold timing as well as command and address input timing requirements are met while operating at the industry's fastest input bus speeds

- On Die Termination (ODT): This optional feature enables a light termination to LPDDR3 data lanes to improve high-speed signaling with minimal impact on power consumption, system operation and pin count

- Low I/O capacitance

As with LPDDR2, LPDDR3 supports both Package on package and discrete packaging types in order to meet the requirements of a wide array of mobile devices. LPDDR3 will preserve the power-efficient features and signaling interface of LPDDR2, allowing for fast clock stop/start, low-power self-refresh, and smart array management.


Previous
Next
Comcast to Charge Heavy Downloaders        All News        Facebook IPO Priced at $38 Per Share
U.S. ITC To Bar Some Motorola Phones After a Microsoft Patent Complaint     Mobiles News      Samsung Delivers 20nm Mobile LPDDR2 To Apple

Get RSS feed Easy Print E-Mail this Message

Related News
Samsung Now Mass Producing 20-Nanometer 6Gb LPDDR3 Mobile DRAM
Wide IO 2 Mobile DRAM Standard Released
JEDEC Releases LPDDR4 Standard
JEDEC Standard Allows Development Of Higher Capacity DDR3 Modules
JEDEC Publishes Test Standard to Measure Effects of Proton Radiation on Electronic Devices
JEDEC Rleases e.MMC Standard Update v5.0
JEDEC Publishes Universal Flash Storage Standard v2.0
Samsung Starts Production Of 3GB LPDDR3 Mobile Memory
SK Hynix Develops First High Density 8Gb LPDDR3
Samsung Now Producing Four Gigabit LPDDR3 Mobile DRAM, Using 20nm-class Process Technology
JEDEC Publishes Test Standard for UFS
Rambus Introduces R+ LPDDR3 Memory Solution

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .