Sunday, September 25, 2016
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Snapchat Introduces 'Spectacles' Camera-equipped Glasses, Changes Company name To Snap
Nvidia GPUs Could Return To Apple Macs
Lenovo Brings Fingerprint Authenticated Payments To Laptops
Report Cites Google, Salesforce Interest For Twitter
Dalian Wanda and Sony Enters Team Up in China Movie Business
Apple Develops Amazon Echo-Style Device
ALD Technology Chosen By Samsung, LG For Flexible OLEDs
TSMC To Use Different Processes And 3D Packages Across Future Design Platforms
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Expands 24nm SLC Flash Family with 16Gb Offering
Toshiba Introduces the OCZ VX500 SATA SSD Series
Toshiba to Implement Eyefi Connected Features in Next FlashAir SD Cards
Toshiba Debuts Flashmatrix Technology
Toshiba Announces New BG SSDs with 3-Bit-Per-Cell TLC BiCS FLASH
Toshiba's ZD6000 Dual Port NVMe SSD Offers A Capacity Of 7.68TB
Toshiba PC Business Not Affected By Company's Restructuring
Toshiba Develops High-Speed MTJ Element for Non-Volatile STT-MRAM For 2X nm Generation Transistors
Toshiba Develops Circuit Technology for Small Area Non-volatile FPGAs
New Imaging Technique Can Simultaneously Acquire a Color Image and Depth Map from a Single Image Taken with a Monocular Camera
New Toshiba 8TB X300 Hard Disk Drive Released
Fujitsu, Vaio, Toshiba, Abandon PC Merger Plans

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2016 - All rights reserved -
Privacy policy - Contact Us .