Monday, March 30, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Microsoft Lists Windows 10-Compatible Phones
Intel in Talks to buy Altera: report
MediaTek Releases New High-end Smartphone Helio SoC
Google To Get Into The Operating Room
Data Requests To Microsoft Decreased
Google Defeated in English Court - Decision Opens Door for Litigation by Millions of British Apple Users
LG G4 Smartphone Coming Late April
BlackBerry Posts Quarterly Profit
Active Discussions
how to copy and move data files to dvd-rw
cdrw trouble
Need serious help!!!!
burning
nvidia 6200 review
Hello
Burning Multimedia in track 0
I'm lazy. Please help.
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba, Sandisk, Develop First 48-layer 3D NAND For SSDs
Toshiba Expands Line-up of eMMC Version 5.1 Embedded NAND Flash Memory Products
Toshiba Starts Production of 13-Megapixel CMOS Image Sensor With "Bright Mode" Video Technology
Toshiba Expands Internal and External Desktop Hard Drive Lineup With New 6TB Models
Toshiba Debuts 12.0 Gbps SAS HDD
Toshiba Starts Shipping 20-Megapixel CMOS Image Sensor For Mobile Devices
New Toshiba Smartwatch Reference Model features Bluetooth connectivity and Qi Wireless Charging
Toshiba Develops STT-MRAM Circuit For High-performance Processors
Toshiba Develops Multicore SoC For Image-Recognition Applications
Toshiba Launches 8 Megapixel CMOS Image Sensor for Smartphones and Tablets
Toshiba Introduces New APs For For IoT Solutions
Toshiba Achieves 1Tbit per Square Inch Areal Density in a 2.5-Inch Hard Disk Drive

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .