Monday, April 23, 2018
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Amazon is Working on Home Robots: report
7nm Volume Production to Fuel TSMC's Profits This Year
Toshiba Weighs Memory Chip Unit Options
Google Chat Launches to compete with Apple's iMessage
ASUS ZenFone Max Pro M1 Brings Great Value Priced at Just $165
Meizu 15 series Phones Unveiled With No Notches
LG CineBeam Laser 4K Beam Projector Available For Preorder
Semiconductor Revenue Grew in 2017 as Samsung Takes Over No. 1 Position
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Weighs Memory Chip Unit Options
Toshiba Releases New Surveillance, Video Streaming Laptop and Desktop Hard Drives
China Opposes SK hynix-Toshiba Deal
Toshiba Delays Memory Chip Unit Sale
Toshiba Memory to Make New Investment in Production Equipment for Fab 6 at Yokkaichi Operation
Toshiba Launches KumoScale NVM Express over Fabrics Storage Software for Cloud Infrastructures
Toshiba Adds 64-layer BiCS CD5, XD5 and HK6-DC Models to Data Center SSD Lineup
Western Digital to Inject $4.6bn in Toshiba Memory
Toshiba Completes Transfer of its TV Business to Chinese Hisense Group
Toshiba Releases 2TB Hard Disk Drive for Notebooks
Toshiba Reveals Fresh Canvio Portable Hard Drive Models
Toshiba Officially Unveils Mainstream RC100 NVMe SSD Series

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2018 - All rights reserved -
Privacy policy - Contact Us .