Saturday, July 04, 2015
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
U.S. In Running out Of IP Addresses
Uber Suspends UberPOP in France
Casio To Enter The Smartwatch Market
GELID Has A new Low-profile CPU Cooler for Intel LGA115x
Sharp Plans to Release Transparent LCDs
ARCHOS Unveils the ARCHOS 50d Helium
July 29 Won't Be The Day You'll Get Your Windows 10 Upgrade
Windows 7 Remains The Leading Operating System
Active Discussions
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
How to burn a backup copy of The Frozen Throne
Help make DVDInfoPro better with dvdinfomantis!!!
Copied dvd's say blank in computer only
menu making
Optiarc AD-7260S review
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
Toshiba Announces 6TB Enterprise Cloud HDD
Toshiba Portege WT20 Business Tablet Now Available
Toshiba Introduces New Satellite Series Laptops, Fusion And Radius 2-In-1 PCs
Toshiba Develops Chip Authentication Technology Using Transistor Noise
Toshiba To License Its TV Business in Europe to Compal
Toshiba Develops SSD Simulation Platform
Toshiba Partners with Microsoft to Deliver New Internet of Things Solutions
Toshiba Demonstrates Object Storage Technologies
Toshiba Launches Application Processor Development Platforms for Wearable and IoT Devices
Toshiba Starts Mass Production of 13 Megapixel CMOS Image Sensor
Toshiba Announces the Portégé R30 laptop
Toshiba's Image Processing Technology Provides Image Quality on Par with Larger Sensors

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2015 - All rights reserved -
Privacy policy - Contact Us .