Sunday, July 22, 2018
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Google, Facebook, Microsoft, and Twitter Partner on New Data Project
Foxconn Breaks Ground in In Wisconsin Plant, Looks at AI and Beyond Apple
Western Digital and Toshiba Begin Sampling 96-layer QLC NAND
Cloud Services Keep Boosting Microsoft's Revenue
Comcast Won't Pursuit Fox assets, Focuses on Sky Offer
EU to Probe Qualcomm Over Pricing Case
Google's Project Fuchsia Could Be The Successor of Android Successor to Android
TSMC Cuts Sales, Spending Outlook
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
Western Digital and Toshiba Begin Sampling 96-layer QLC NAND
Toshiba Develops 703cm2 Film-based Perovskite Photovoltaic Module With a 11.7 Percent Power Conversion Efficiency
Toshiba Delivers RM5 vSAS Series SSDs Targeting SATA Applications
Value-Optimized Toshiba RC100 NVMe SSDs Now Available
Sharp to buy Toshiba's PC Business
Sharp close to Buying Toshiba's PC Business
Bain Capital to Support Toshiba Memory's Future Acquisitions
Toshiba Completes $18bn Sale of Flash Memory Unit
Toshiba Introduces New XS700 Series of Portable SSDs
Toshiba's Twin-Field Quantum Key Distribution Extends the Limit of Intercity Secure Communications
Toshiba Confirms Approval of $18 billion Chip Unit Sale by China
China Finally Approves Toshiba's Plan to Sell Its Memory Chip Unit: report

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2018 - All rights reserved -
Privacy policy - Contact Us .