Wednesday, October 01, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
ZOTAC Injects Palm-Sized ZBOX nano XS with Double Dose of Performance
Corsair Releases The Flash Voyager Vega Flash Drive
Mozilla Unveils Firefox-powered Matchstick Streaming Adapter
New ARM Solutions Reduce Time to Market for FinFET Designs
LG 34-inch Curved Monitor Now Available
Comcast Offers Cloud TV In San Franscisco
AMD Demonstrates Network Function Virtualization Solution on 64-Bit Embedded R-Series SoC
Apple To Release New "Gold" iPad Air: report
Active Discussions
Yamaha CRW-F1UX
help questions structure DVDR
Made video, won't play back easily
Questions durability monitor LCD
Questions fungus CD/DVD Media, Some expert engineer in optical media can help me?
CD, DVD and Blu-ray burning for Android in development
IBM supercharges Power servers with graphics chips
Werner Vogels: four cloud computing trends for 2014
 Home > News > Mobiles > Toshiba...
Last 7 Days News : SU MO TU WE TH FR SA All News

Friday, February 22, 2013
Toshiba Develops Low Power Technology for Embedded SRAM


Toshiba has developed an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products.

The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.

Typically, longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20.


Previous
Next
PayPal Brings Mobile Payments To Europe        All News        OCZ Bundles Far Cry 3 PC Game With Its Vector SSD Series
Mobile World Congress Kicks Off On Monday     Mobiles News      Next LG Optimus G II To Use ARM-based Chips Developed In-house

Get RSS feed Easy Print E-Mail this Message

Related News
New Toshiba Tecra C50 Laptop Delivers Security at Affordable Price
Toshiba to Develop New Transistor Series Using Latest Process Technology
Toshiba to Restructure Its PC Business
Toshiba 2014 4K UHD Models Now Available
Toshiba and SanDisk Celebrate the Opening of the Second Phase of Fab 5 and Start Construction of New Fab 2 Semiconductor Fabrication Facility
Toshiba Achieves world's Highest Rate of Quantum Encryption Key Data Distribution
Logitech Unveils Keyboard Designed For Your Computer, Smartphone and Tablet
Toshiba at IFA 2014
Toshiba Responds To Samsung, Introduces 3-Bit SSD
Toshiba's New Wearable Wristband Fitness Tracker Runs Two Weeks without Recharging
Toshiba Launches 8 Megapixel CMOS Image Sensor for Smartphones
Toshiba Launches 5TB Surveillance HDD

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .