Monday, November 24, 2014
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
ASML Says First EUV Production Systems Will Be Ready in 2016
Nvidia Offers Two SHIELD Bundles For Black Friday
Internet Access Considered Human Right: survey
Industry Concerned BT Holds A Network Monopoly Position
Samsung to Phase Out Mobile App Service
Apple To Donate Part of App Sales Profit To Support Fight Against AIDS
Regin Trojan Enables Stealthy Surveillance: Symantec
ASTC Says 100 TB HDDs Coming in 2025
Active Discussions
cdrw trouble
CDR for car Sat Nav
DVD/DL for Optiarc 7191S at 8X
Copied dvd's say blank in computer only
Made video, won't play back easily
New Features In Firefox 33
updated tests for dvd and cd burners
How to generate lots of different CDs quickly
 Home > News > General Computing > 28nm So...
Last 7 Days News : SU MO TU WE TH FR SA All News

Thursday, June 20, 2013
28nm SoC Development Costs Doubled From The 40nm Node


Designing and software cost for system-on-chip silicon at 28nm was significantly increased over the previous 40nm node, says Semico Research.

Software design costs have eclipsed silicon design efforts and have become the largest portion of the SoC creation effort. In addition, IP integration costs are now rising as more discrete IP blocks are infused into SoC designs today.

According to a report released by Semico Research Corp., total SoC design costs increased 48% from the 28nm node to the 20nm node and are expected to increase 31% again at the 14nm node and 35% at the 10nm node.

In addition, total SoC silicon design costs increased 78% at the 28nm node from the 40nm node.

Total Software design costs increased 102% at the 28nm node and the research firm forecasts they will show a CAGR of 79% through the 10nm node.

Generally, advanced Performance Multicore SoCs represent the most expensive silicon designs with Value Multicore SoCs and Basic SoCs exhibiting lower design costs. Semico Research extimates that costs for an Advanced Performance Multicore SoC design, continuously done at the 45nm node will experience a negative CAGR of 12.7% by the time the 14nm process geometry becomes commercially available, showing that subsequent designs at the same node become less expensive over time.

The cost to integrate all the discrete IP blocks used in contemporary SoC designs is also rising for both the silicon and software efforts, showing a CAGR of 77.2%.

Semico ealso stimates that an made in 20-nm silicon that sells for $20 must ship 9.2 million units and achieve more than $180 million in revenue to breakeven.


Previous
Next
Nvidia SHIELD Coming June 27 For $299        All News        France Gives Google Three Months To Comply With Privacy Rules
DRAM Market Matures, Says IHS     General Computing News      France Gives Google Three Months To Comply With Privacy Rules

Get RSS feed Easy Print E-Mail this Message

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2014 - All rights reserved -
Privacy policy - Contact Us .