Monday, October 15, 2018
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Sharp Releases New AQUOS 8K LCD TVs With 8K Satellite Tuner
Online Political Ads Transparency Project Tackles Archives Built by Social Media Companies
Call of Duty: Black Ops 4 Delivers Biggest Launch Day One Digital Sales in Activision History
Samsung Mobile CEO Confirms New Foldable Phone will Also be a Tablet
Hackers Stole Phone Number and Email Details of 29 Million Facebook Users
TSMC Said to be the Sole Maker of the 7nm Apple A13 Chips
Samsung Chromebook Plus V2 Gets "Always On" LTE Connectivity
Intel Further Reduces Stake in EUV Equipment Maker ASML
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > Imec an...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, February 28, 2018
Imec and Cadence Tape Out First 3nm Chip


Imec and Cadence Design Systems are working toward a 3-nm tapeout of a 64-bit processor, aims to produce a working chip later this year using a combination of extreme ultraviolet (EUV) and immersion lithography.

The tapeout project, geared toward advancing 3nm chip design, was completed using extreme ultraviolet (EUV) and 193 immersion (193i) lithography-oriented design rules and the Cadence Innovus Implementation System and Genus Synthesis Solution.

Imec utilized a common industry 64-bit CPU for the test chip with a custom 3nm standard cell library and a TRIM metal flow, where the routing pitch was reduced to 21nm.

Together, Cadence and imec have enabled the 3nm implementation flow to be fully validated in preparation for next-generation design innovation.

The Cadence Innovus Implementation System is a massively parallel physical implementation system that enables engineers to deliver high-quality designs with optimal power, performance and area (PPA) targets. The Cadence Genus Synthesis Solution is a next-generation, high-capacity RTL synthesis and physical synthesis engine that addresses the latest FinFET process node requirements, improving RTL designer productivity.

For the project, EUV and 193i lithography rules were tested to provide the required resolution, while providing PPA comparison under two different patterning assumptions.

"As process dimensions reduce to the 3nm node, interconnect variation becomes much more significant," said An Steegen, executive vice president for semiconductor technology and systems at imec. "Our work on the test chip has enabled interconnect variation to be measured and improved and the 3nm manufacturing process to be validated. Also, the Cadence digital solutions offered everything needed for this 3nm implementation. Due to Cadence's well-integrated flow, the solutions were easy to use, which helped our engineering team stay productive when developing the 3nm rule set."

Imec is starting work on the masks and lithography, initially aiming to use double-patterning EUV and self-aligned quadruple patterning (SAQP) immersion processes. Over time, Imec plans to further optimize the process to use a single pass in the EUV scanner, which will offer a reduction of wafer cost over the full immersion approach. However, this approach has more implementation challenges. As pitch-only scaling becomes a burden in technology node transition, imec's solutions have been complemented by co-optimizing the technology and the design libraries resulting in significantly lower area while lessening the burden in pitch-only scaling. This allows a full node definition with fixed wafer cost increase with more area reduction.

Ultimately, fabs may migrate to upcoming EUV systems with high NA to make 3-nm chips.

TSMC announced in October plans for a 3-nm fab in Taiwan, which is expected to build by 2022.

Besides the finer features, the first two layers of 3-nm chips may use different metalization techniques and metals such as cobalt, said Ryoung-han Kim, an R&D group manager at Imec. The node is also expected to use new transistor designs such as nanowires or nanosheets rather than the FinFETs used in today's 16-nm and finer processes.



Previous
Next
Apple Watch Series 3 Now Tracks Skiing Activity        All News        Toshiba Introduces New Video Speed Class 30 EXCERIA microSDXC Cards
Microsoft Offers New Cloud Tools to Health-Care Companies     General Computing News      SPIE: ASML Demos NXE 3400B Production of 140 Wafers per Hour

Get RSS feed Easy Print E-Mail this Message

Related News
Intel Further Reduces Stake in EUV Equipment Maker ASML
TSMC Tapes out First 5nm Chip, Outlines Packaging Techniques
Cadence Achieves EDA Certification for TSMC 5nm and 7nm+ FinFET Process Technologies
Cadence Tensilica DNA 100 Processor IP for On-Device AI
Samsung Details its 7nm EUV Technology
Samsung Starts Researching EUV For DRAM: report
Samsung Details Foundry Plans, 3nm Gate-All-Around FETs Coming in 2021
Chinese Chipmaker SMIC Orders $120m EUV System
Cadence and Micron Prototype First DDR5 Memory
ASML's Solid Q1 Results Demonstrate Further Adoption of EUV Technology
IMEC Researchers Optimistic About Dealing With EUV Defects in 5nm Node
IBM Researchers Talk About the Future of EUV at SPIE

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2018 - All rights reserved -
Privacy policy - Contact Us .