Tuesday, October 16, 2018
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
New Cyber-shot HX99 Is Possibly the World's Smallest Travel High Zoom Camera
New Palm Phone Is About the Size of a Credit Card
HP Arms ZBooks with Intel Core i9 Processors
Dell Expands UltraSharp Monitor Family With New UltraSharp 49-inch Dual QHD Monitor
ARM and Intel to Secure Internet of Things
Adobe Announces New Creative Cloud at MAX 2018
8K TV Shipments to Reach More Than 400,000 Units in 2019, IHS Markit Says
Sharp Releases New AQUOS 8K LCD TVs With 8K Satellite Tuner
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > PC Parts > Intel a...
Last 7 Days News : SU MO TU WE TH FR SA All News

Tuesday, March 20, 2018
Intel and Facebook Unveil Next Generation OCP Twin Lakes 1S Server

Intel today announced the Twin Lakes 1S server, which incorporates the energy-efficient capabilities of the Intel Xeon D-2100 Processor SoC to provide strong compute performance as well as high I/O density.

When Intel started the Open Compute Project six years ago the company launched an industry-wide initiative to share specifications and best practices for creating the most energy efficient and economical data centers.

The new Twin Lakes compute performance is fueled by an up to 18 core Intel Xeon D Processor. Each core supports:

  • Virtual address space of 48 bits and a physical address space of 46 bits.
  • Intel Hyper-Threading Technology (Intel HT Technology) when enabled allows each core to support two threads.
  • First Level Cache (FLC) 64 KB total. The FLC is comprised of a 32 KB ICU (Instruction Cache) and 32 KB DCU (Data Cache)
  • 1 MB Mid Level Cache (MLC) per core (non-inclusive with the LLC).
  • Intel Advanced Vector Extensions 512 (Intel AVX-512) with a single AVX512 fused multiply-add (FMA) execution units Twin Lakes supports the latest generation of Xeon D Processor SoC, offering enhancements over the previous generation. The below table illustrates some of these improvements:
Intel Xeon D-2100 Processor Intel Xeon D-1500 Processor
CPU Cores Up to 18 with Intel HT Up to 16 with Intel HT
Cache LLC: 1.375 MB/Core

MLC: 1 MB/Core

LLC: 1.5 MB/Core

MLC: 256 KB/Core

Memory 4 Channels,

DDR4 1866/2133/2400/2667

2 Channels

DDR4/DDR3L 1600/1866/2133

PCIe CPU: x32 PCIe Gen 3
  • Twin Lakes uses all 32 lanes

FlexIO: x20 PCIe Gen 3

  • Twin Lakes uses 9 FlexIO PCIe lanes
CPU: x24 PCIe Gen 3 lanes

FlexIO: x8 PCIe Gen 2 lanes

Acceleration Engines Intel AVX-512

Intel QuickAssist Technology

  • Up to 100 Gbps Crypto/Compression
  • 100KOps PKE 2K

No built-in Intel

Twin Lakes I/O is routed off-board using standard high-volume edge connector technology, and includes:

  • 28 PCIe Gen3 lanes for general-purpose use
  • 1 PCIe Gen3 lane as a BMC interface
  • 1 10GBase-KR
  • 1 SATA port
  • 1 USB 2.0 port
  • 1 Universal Asynchronous Receiver/Transmitter (UART)
  • 1 I2C bus for server management

In addition, Twin Lakes has two on-board M.2 connectors, which can support SSDs in the 2280 or 22110 form factors. Both M.2 connectors are linked to the SoC CPU through a x4 PCIe Gen3 NVMe channel. An additional M.2 connector can support a 2280 form factor boot SSD, configurable as either SATA or PCIe Gen3 NVMe.

The Intel Xeon D-2100 Processor on Twin Lakes supports four channels of DDR4 RDIMMs. The Twin Lakes memory subsystem implementation includes two DIMMs per channel for a total of eight DIMM sockets. The Intel Xeon D-2100 Processor supporting RDIMM capacities up to 128 GB at one DIMM/channel or 64 GB at two DIMMs/channel, Twin Lakes can support half a Terabyte of memory.

The Twin Lakes 1S server can use either an external network interface controller on the platform through its PCIe interface, or the Intel Xeon D-2100 Processor's integrated 10GbE network controller. When the Intel Xeon D-2100 Processor's integrated network controller is used, SMBus or NC-SI can be used for sideband communication. The integrated 10GbE controller supports routable and scalable RDMA, ideal for large segmented networks in both private and public clouds. The controller supports network virtualization overlays, to allow abstraction of the network for cloud flexibility, and Intel Ethernet Flow Director for advanced traffic steering.

The Twin Lakes 1S server uses a Bridge IC (Texas Instrument's Tiva microcontroller) as the management controller. This Bridge IC also serves as a bridge between the system BMC and the Intel Xeon D-2100 Processor. The Bridge IC manages the 1S server on behalf of the BMC on the platform and bridges the BMC and Intel Xeon D-2100 Processor's internal management controller, the Intel Manageability Engine. A dedicated point-to-point I2C bus is used to maximize the communication bandwidth between the BMC and the Bridge IC.

Samsung Expands its 8-Inch Foundry Offerings with New RF/IoT and Fingerprint Technology Solutions        All News        Facebook to Respond to FTC Questions Over Cambridge Analytica Case
Seagate Says Its MACH.2 Multi Actuator Technology Breaks Throughput Record, Announces HAMR Reliability Tests     PC Parts News      AMD to Fix 13 processors Vulnerabilities Reported by CTS Labs Research

Get RSS feed Easy Print E-Mail this Message

Related News
ARM and Intel to Secure Internet of Things
Intel Further Reduces Stake in EUV Equipment Maker ASML
Micron Announces New $100 Million Venture Investment in AI
New Intel Vision Accelerator Solutions Speed Up Deep Learning and Artificial Intelligence on Edge Devices
Huawei Unveils AI Strategy and New Chips
Intel Announces 9th-Gen Core Processors, Updated Core X chips and a new 28 Core Xeon Processor
ASRock Launches Intel Z390 Motherboards
Intel to Add $1 Billion to Capital Equipment Budget, Says 10nm is On Track for 2019
Microsoft's Mobile Phone Keyboard SwiftKey Translates As You Text
Intel Adds to Portfolio of FPGA Programmable Acceleration Cards
Microsoft Focuses on Security and Brings AI to the Masses at Ignite 2018
Intel Targets 5G Infrastructure with New Silicon Photonics Transceivers

Most Popular News
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2018 - All rights reserved -
Privacy policy - Contact Us .