Friday, June 23, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Youtube Unveils New VR180 Format
Asus Vivobook S Launches today at $700
Facebook Focuses on Groups to Bring More People and Ad Dollars Onboard
Samsung Bundles a 24" USB-C monitor With Galaxy Book
Sega Brings Free Classic Games to Smartphones
Nissan-Renault to Launch Driverless Ride-hailing Service
Samsung Goes Retro With the Galaxy Folder 2 Flip Phone
Shuttle Debuts Fanless PC in a 3-litre Format
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > TSMC Ou...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, October 02, 2013
TSMC Outlines Path To 16nm While Costs And Complexity Rise


Taiwan Semiconductor Manufacturing Co. on Tuesday outlined the progress made on its 20nm and 16nm nodes, although cost are higher than in the past.

Speaking at the TSMC 2013 Open Innovation Platform Exosystem Forum held in Silicon Valley, October 1st, 2013, TSMC's design ecosystem member companies (Cadence, Mentor Graphics, Synopsys, ARM and more) outlined TSMC's future design challenges and roadmaps.

TSMC said it has already taped out several 20nm chips and expects to let its customers start designing 16nm FinFET chips before the end of the year. By the end of 2014 it expects it will have taped out 25 20nm designs and also work on many 16nm chips.

TSMC's execs said that the company out 1.3 million eight-inch equivalent wafers each month, some of them now down to 20nm geometries.

The 20nm node is the first to use double patterning, requiring more masks and more runs under an immersion lithography machine. Future nodes at 10nm and beyond are expected to require triple or even quadruple patterning, raising costs again.

The 16nm node will be TSMC's first use of vertical transistors or FinFETs. This means that the 16nm node adds FinFETs to the existing 20nm process so it provides little gain in packing in more transistors per area of die. Onthe other hand, it offers benefits in lower power and higher performance.

TSMC's current customers for 20nm include Oracle, Xilinx, Altera and Qualcomm.



Previous
Next
PS4 To Outsell Xbox One This Holiday Season: IDC        All News        DVD6C Files Lawsuit Against CDI Media
Samsung in Talks With BestBuy     General Computing News      3-D Drives Next-Generation NAND Flash

Get RSS feed Easy Print E-Mail this Message

Related News
Qualcomm Turns to TSMC Over Samsung For 7nm Chips
TSMC Remains Open to New Businesses, Despite Strong Growth
TSMC is Already Testing 7nm Chips, Coming Next Year
TSMC's April Revenue Decreased
TSMC To Start Producing A11 InFo Chips For New iPhone In April
TSMC May Build 3nm Chip Foundry In The U.S.
TSMC Receives HPC Chip Orders From Nvidia, Qualcomm
Foxconn, TSMC To Bid Together For Toshiba's Memory Business , Says Paper
TSMC Outlines Its 5nm Road Map
TSMC, Samsung Take Different Approaches For 7nm
TSMC, Mentor Graphics To Enable Design and Verification Tools for New InFO Technology Variants
TSMC To Build New Fab for 3nm

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .