Saturday, January 21, 2017
Search
  
Submit your own News for
inclusion in our Site.
Click here...
Breaking News
Sharp Establishes New Research and Development Center for Home Appliances in China
Samsung Seeks Arbitration Over LCD Supply Halt
Canon May Invest In Toshiba's Chip Business
Samsung To Explain What Caused The Galaxy Note 7's ban In Press Event
Nintendo's 'Fire Emblem Heroes' Smartphone Game features in-app Purchases
Fujifilm X-T20 Features New 24MP Sensor and 4K Video Capture
Samsung Begins Rollout of Android 7.0 Nougat
European Commission Welcomes Steps Taken by Amazon, Audible and Apple to Improve Competition in Audiobook Distribution
Active Discussions
Which of these DVD media are the best, most durable?
How to back up a PS2 DL game
Copy a protected DVD?
roxio issues with xp pro
Help make DVDInfoPro better with dvdinfomantis!!!
menu making
Optiarc AD-7260S review
cdrw trouble
 Home > News > General Computing > TSMC Ou...
Last 7 Days News : SU MO TU WE TH FR SA All News

Wednesday, October 02, 2013
TSMC Outlines Path To 16nm While Costs And Complexity Rise


Taiwan Semiconductor Manufacturing Co. on Tuesday outlined the progress made on its 20nm and 16nm nodes, although cost are higher than in the past.

Speaking at the TSMC 2013 Open Innovation Platform Exosystem Forum held in Silicon Valley, October 1st, 2013, TSMC's design ecosystem member companies (Cadence, Mentor Graphics, Synopsys, ARM and more) outlined TSMC's future design challenges and roadmaps.

TSMC said it has already taped out several 20nm chips and expects to let its customers start designing 16nm FinFET chips before the end of the year. By the end of 2014 it expects it will have taped out 25 20nm designs and also work on many 16nm chips.

TSMC's execs said that the company out 1.3 million eight-inch equivalent wafers each month, some of them now down to 20nm geometries.

The 20nm node is the first to use double patterning, requiring more masks and more runs under an immersion lithography machine. Future nodes at 10nm and beyond are expected to require triple or even quadruple patterning, raising costs again.

The 16nm node will be TSMC's first use of vertical transistors or FinFETs. This means that the 16nm node adds FinFETs to the existing 20nm process so it provides little gain in packing in more transistors per area of die. Onthe other hand, it offers benefits in lower power and higher performance.

TSMC's current customers for 20nm include Oracle, Xilinx, Altera and Qualcomm.



Previous
Next
PS4 To Outsell Xbox One This Holiday Season: IDC        All News        DVD6C Files Lawsuit Against CDI Media
Samsung in Talks With BestBuy     General Computing News      3-D Drives Next-Generation NAND Flash

Get RSS feed Easy Print E-Mail this Message

Related News
TSMC, Mentor Graphics To Enable Design and Verification Tools for New InFO Technology Variants
TSMC To Build New Fab for 3nm
ARM Physical IP for TSMC 7nm Process Technology Now Available
TSMC And IBM Detail Their 7nm Progress At 2016 IEDM
TSMC To Relabel Manufacturing Process As 12nm
TSMC, GlobalFoundries/Samsung To Present Their 7nm Platforms At IEDM
TSMC Sees Strong Quarter On Smartphone Chip Demand
TSMC To Use Different Processes And 3D Packages Across Future Design Platforms
TSMC 7nm Volume Production To Start In 1Q18
TSMC Foundry Market Share Drops in 2016
Samsung, TSMC And Intel Set To Expand Their Chip Production Capacities In 2H
TSMC To Follow The Extreme Ultraviolet Approach For 5nm

Most Popular News
 
Home | News | All News | Reviews | Articles | Guides | Download | Expert Area | Forum | Site Info
Site best viewed at 1024x768+ - CDRINFO.COM 1998-2017 - All rights reserved -
Privacy policy - Contact Us .