Breaking News

CASIO introduces a new limited edition Hammered heritage model, the New MRG-B5000HT Introducing the Game-Changing MINISFORUM G1 Pro PlayStation Plus Monthly Games for December 2025 SSSTC Launches 16TB Enterprise SATA SSD with Breakthrough IOPS Performance Lexar Unveils Industry’s First AI Storage Core for Next Generation Edge AI Devices

logo

  • Share Us
    • Facebook
    • Twitter
  • Home
  • Home
  • News
  • Reviews
  • Essays
  • Forum
  • Legacy
  • About
    • Submit News

    • Contact Us
    • Privacy

    • Promotion
    • Advertise

    • RSS Feed
    • Site Map

Search form

Multicore Standard  Simplifies Software Programming For Chips

Multicore Standard Simplifies Software Programming For Chips

PC components Mar 30,2011 0

The Multicore Association, an industry consortium focused on developing standards that speed time to market for systems using multicore processors, has relased version 2.0 of its multicore communications application programming interface (MCAPI). Available for download from the consortium’s website, this enhanced version adds new features.

MCAPI provides a lightweight infrastructure for inter-process communication within embedded systems, where resources are scarce. One aspect of that infrastructure involves the specification of a network of communication nodes, where a node can be a process, thread, instance of an operating system, hardware accelerator, or processor core. MCAPI Version 2.0 adds a level of hierarchy into that network through the introduction of "domains." Domains can be used in a variety of implementation-specific ways, such as for representing all the cores on a given chip or for dividing a topology into public and secure areas. This gives designers more sophisticated control over the routing and security of their messages.

The Multicore Association has also increased runtime flexibility through the introduction of three new types of initialization parameters. The first provides a standardized way of setting node attributes for any MCAPI implementation. The second is user-defined and allows implementation-specific configuration of the MCAPI infrastructure at system start-up. The third new type of initialization parameter provides implementation information, such as the initial network topology or the MCAPI version being executed.

The MCAPI working group made a number of other changes to enhance functionality and to improve consistency and to ensure type compatibility with the consortium’s new multicore resource API (MRAPI) standard.

MCAPI, whose original specification launched in April 2008, is supported by development tools and runtime solutions from both commercial companies and academia for use in the implementation of multicore embedded systems.

MCAPI has found usage in a variety of multicore embedded systems, whether built using multiple chips on a board or as systems-on-a-chip (SoCs), which are embedded systems on a single piece of silicon.

Along with the introduction of the MCAPI 2.0 specification, the Multicore Association provides an example implementation in the form of an application library created with the C programming language. The implementation is not tuned for any specific operating system or hardware, and is intended to serve as an example to programmers either wanting to try both the MCAPI and MRAPI APIs for application programming or to implement the standards.

The Multicore Association members include IBM, Samsung, and AMD

Tags:
Previous Post
Crucial Releases New Ballistix Sport Memory Series
Next Post
Sony Ericsson Unlocks The Boot Loader In The Xperia Smartphones

Related Posts

Latest News

CASIO introduces a new limited edition Hammered heritage model, the New MRG-B5000HT
Consumer Electronics

CASIO introduces a new limited edition Hammered heritage model, the New MRG-B5000HT

Introducing the Game-Changing MINISFORUM G1 Pro
Enterprise & IT

Introducing the Game-Changing MINISFORUM G1 Pro

PlayStation Plus Monthly Games for December 2025
Gaming

PlayStation Plus Monthly Games for December 2025

SSSTC Launches 16TB Enterprise SATA SSD with Breakthrough IOPS Performance
Enterprise & IT

SSSTC Launches 16TB Enterprise SATA SSD with Breakthrough IOPS Performance

Lexar Unveils Industry’s First AI Storage Core for Next Generation Edge AI Devices
Enterprise & IT

Lexar Unveils Industry’s First AI Storage Core for Next Generation Edge AI Devices

Popular Reviews

be quiet! Dark Mount Keyboard

be quiet! Dark Mount Keyboard

Terramaster F8-SSD

Terramaster F8-SSD

be quiet! Light Mount Keyboard

be quiet! Light Mount Keyboard

Soundpeats Pop Clip

Soundpeats Pop Clip

Akaso 360 Action camera

Akaso 360 Action camera

Dragon Touch Digital Calendar

Dragon Touch Digital Calendar

Noctua NF-A12x25 G2 fans

Noctua NF-A12x25 G2 fans

be quiet! Pure Loop 3 280mm

be quiet! Pure Loop 3 280mm

Main menu

  • Home
  • News
  • Reviews
  • Essays
  • Forum
  • Legacy
  • About
    • Submit News

    • Contact Us
    • Privacy

    • Promotion
    • Advertise

    • RSS Feed
    • Site Map
  • About
  • Privacy
  • Contact Us
  • Promotional Opportunities @ CdrInfo.com
  • Advertise on out site
  • Submit your News to our site
  • RSS Feed