Breaking News

COLORFUL Expands B850 Motherboard Lineup with New CVN, Battle-Ax, and MEOW Models HighPoint Unveils the MCIO-PCIEX16-G5 CASIO introduces a new limited edition Hammered heritage model, the New MRG-B5000HT Introducing the Game-Changing MINISFORUM G1 Pro PlayStation Plus Monthly Games for December 2025

logo

  • Share Us
    • Facebook
    • Twitter
  • Home
  • Home
  • News
  • Reviews
  • Essays
  • Forum
  • Legacy
  • About
    • Submit News

    • Contact Us
    • Privacy

    • Promotion
    • Advertise

    • RSS Feed
    • Site Map

Search form

IBM, Chartered, Infineon And Samsung Announce Process And Design Readiness For Silicon Circuits On 45nm Low-Power Technology

IBM, Chartered, Infineon And Samsung Announce Process And Design Readiness For Silicon Circuits On 45nm Low-Power Technology

PC components Aug 30,2006 0

IBM, Chartered Semiconductor Manufacturing, Infineon Technologies, and Samsung Electronics Co., Ltd. today announced first silicon-functional circuits and the availability of design kits based on their collaboration for 45nm low-power process technology. The early characterization of key design elements in silicon, coupled with the availability of early design kits, provide designers with a significant head start in moving to the latest process from the industry-leading CMOS technology research and development alliance. The early design kits are developed through a collaborative effort by all four companies and are immediately available for select customers.

The first working circuits in 45nm technology, targeted at next-generation communication systems, were proven in silicon using the process technology jointly developed by the alliance partners and were produced at the IBM 300-millimeter (mm) fabrication line in East Fishkill, NY, where the joint development team is based. Among the successfully verified blocks are standard library cells and I/O elements provided by Infineon, as well as embedded memory developed by the alliance. Infineon has included special circuitry on the first 300mm wafers to debug the complex process and to gain experience in product architecture interactions.

The 45nm low-power process is expected to be installed and fully qualified at Chartered, IBM and Samsung 300mm fabs by the end of 2007.

Tags:
Previous Post
nVIDIA Certifies 5 Thermaltake PSU
Next Post
OCZ Makes Use of Voltage eXtreme Technology to Shatter DDR2 Speed Records

Related Posts

Latest News

COLORFUL Expands B850 Motherboard Lineup with New CVN, Battle-Ax, and MEOW Models
PC components

COLORFUL Expands B850 Motherboard Lineup with New CVN, Battle-Ax, and MEOW Models

HighPoint Unveils the MCIO-PCIEX16-G5
Enterprise & IT

HighPoint Unveils the MCIO-PCIEX16-G5

CASIO introduces a new limited edition Hammered heritage model, the New MRG-B5000HT
Consumer Electronics

CASIO introduces a new limited edition Hammered heritage model, the New MRG-B5000HT

Introducing the Game-Changing MINISFORUM G1 Pro
Enterprise & IT

Introducing the Game-Changing MINISFORUM G1 Pro

PlayStation Plus Monthly Games for December 2025
Gaming

PlayStation Plus Monthly Games for December 2025

Popular Reviews

be quiet! Dark Mount Keyboard

be quiet! Dark Mount Keyboard

Terramaster F8-SSD

Terramaster F8-SSD

be quiet! Light Mount Keyboard

be quiet! Light Mount Keyboard

Soundpeats Pop Clip

Soundpeats Pop Clip

Akaso 360 Action camera

Akaso 360 Action camera

Dragon Touch Digital Calendar

Dragon Touch Digital Calendar

Noctua NF-A12x25 G2 fans

Noctua NF-A12x25 G2 fans

be quiet! Pure Loop 3 280mm

be quiet! Pure Loop 3 280mm

Main menu

  • Home
  • News
  • Reviews
  • Essays
  • Forum
  • Legacy
  • About
    • Submit News

    • Contact Us
    • Privacy

    • Promotion
    • Advertise

    • RSS Feed
    • Site Map
  • About
  • Privacy
  • Contact Us
  • Promotional Opportunities @ CdrInfo.com
  • Advertise on out site
  • Submit your News to our site
  • RSS Feed