Breaking News

ASUS Republic of Gamers Announces ROG Phone 7 Lenovo introduces Lenovo LOQ Gaming, Slim line Laptops and Tower PC for New Gamers Amazon Fire TV Surpasses 200 Million Fire TV Devices Sold Globally, Expands Amazon-Built TV Lineup, and Brings its Smart TV to More Countries Supercharge with Gen 5! MSI launches next Gen SSD - SPATIUM M570 HS COLORFUL Announces Battle-Ax Redline DDR5 and DDR4 Gaming Memory

logo

  • Share Us
    • Facebook
    • Twitter
  • Home
  • Home
  • News
  • Reviews
  • Essays
  • Forum
  • Legacy
  • About
    • Submit News

    • Contact Us
    • Privacy

    • Promotion
    • Advertise

    • RSS Feed
    • Site Map

Search form

Ultra 320 SCSI

Jan 26,2002 0

4. Detailed Features

 

Review Pages

1. Introduction
2. Features
3. Conclusion
4. Detailed Features

 

Ultra320 SCSI - Page 4

Source: Maxtor


- SCSI features

Additional detail about the features described below is available in the ANSI standard document SCSI Parallel Interface – 4 (SPI-4). The latest draft of this standard is available at ftp://ftp.t10.org/t10/document.00/00-378r0.pdf and ftp://ftp.t10.org/t10/document.00/00-378r0.pdf.

DT (or “Double-transition”) data transfers: DT transfers use both asserting and negating transitions of the ACK and REQ signals on the SCSI bus for clocking data transfers. This allows the transfer rate to be doubled without increasing the frequency of the clock signal. Each transition of the clock signal transfers two bytes of data as DT transfers are defined for use only with wide (16-bit) transfers.

CRC (or “Cyclic redundancy check”): CRC is an algorithm that a sender uses to generate check bytes from transferred data. These check bytes are then transmitted immediately following the data. The recipient calculates check bytes from the received data and compares the result to the check bytes received following the data. If the two sets of check bytes match, the data is correct. In this manner CRC provides improved data reliability. CRC is defined for use only with DT transfers.

Note: DT clocking, CRC, and other protocol components were developed for Ultra160 and patented by Quantum and are offered under “no-fee” license agreements to all.

Simple domain validation (also known as “Physical layer integrity checking”): Simple domain validation defines how an initiator can use the INQUIRY command to query targets to determine their capabilities (e.g., maximum transfer rate), the system configuration (e.g., the width of the bus), basic functionality of the system components, and how the initiator can use the READ and WRITE BUFFER commands to send and receive known data patterns from the targets for simple data integrity validation.

Backward compatibility: Backward compatibility means that a device supporting a new feature set can be used in physical configurations with devices that only support transfer rates and protocols previously defined for the SCSI interface. Examples include: the ability for transceivers to operate in “single-ended” mode (as opposed to the LVD, or “low-voltage differential”, mode required by the higher transfer rates), the ability to tolerate five volt single-ended signaling from older devices, and the ability to function properly with the current cable plant specifications (i.e., 25 meters in a point-to-point configuration or 12 meters with up to 16 devices on the bus).

Information unit transfers (or “IU transfers”, also know as “packetized” or “packetization”): IU transfers provide a protocol to significantly increase overall system performance. Some of the elements of the protocol that provide this performance increase include:

• A method for non-data transfers (like commands sent from the initiator to the target and status sent from the target to the initiator) to occur at the maximum negotiated data rate of up to 320 megabytes per second for Ultra320 SCSI – as opposed to those same transfers occurring in asynchronous mode at five megabytes per second;
• A method to transfer SPI information units for a number of I/O processes without an intervening physical disconnection (e.g., an initiator could send several packets each containing a queued command to the target during a single physical connection without intervening BUS FREE phases);
• Minimizing the overhead required by eliminating several bus phase changes per I/O process, for example: a typical WRITE operation using normal data group transfers would require ARBITRATION, SELECTION, COMMAND, DATA OUT, STATUS, and MESSAGE IN phases. The same WRITE operation using IU transfers would only require ARBITRATION, SELECTION, DATA OUT, and DATA IN phases. The command and data would be transferred during the DATA OUT phase, and the STATUS and COMMAND COMPLETE message information would be transferred during the DATA IN phase, all at the maximum data rate.

QAS (or “Quick Arbitration and Selection”): QAS allows for increased overall system performance by providing a method for arbitration to occur without intervening BUS FREE phases. QAS can only be enabled if information unit transfers are enabled.

Note: Packetized and QAS can each save several microseconds per operation as this is the scale of the time it takes to perform functions like arbitration and bus turnaround. For example: it takes 3.2 microseconds to transfer one sector of data (512 bytes) at 160 megabytes per second for Ultra160 SCSI. Since this time goes down to 1.6 microseconds at 320 megabytes per second for Ultra320 SCSI, it’s possible for the overhead required for a single sector READ command to be several times greater than the time required to transfer the data for the command for normal data group transfers (i.e., “non-packetized” or standard parallel SCSI transfer mode).

SCSI bus fairness (or simply “fairness”): Fairness prevents a device from “hogging” the bus by guaranteeing that all devices have an opportunity to arbitrate. Fairness must be enabled when QAS is enabled as “hogging” could potentially be more of an issue with that protocol.

AIP (or “Asynchronous Information Protection”): AIP provides an enhanced error detection method for the COMMAND, MESSAGE, and STATUS asynchronous information transfer phases. In systems without AIP, these phases transfer information on the lower eight data bits of a SCSI bus with only parity protection on those transfers. AIP transfers error detection information (a BCH Hamming code) on the upper eight data bits of the data bus simultaneous with the information transfer. The protection code will detect all errors of three bits or fewer, all errors of an odd number of bits, and 98.4% of all possible errors.

Free-running clock (sometimes called “FRC”): A free-running clock is used to improve data integrity of the clock signal by removing intersymbol interference (or “ISI”). ISI is the effect of a transition on a signal line on transitions immediately before or after it on the same line. A pulse (or “symbol”) will cause a nearby preceding pulse to shift forward in time, and it will cause a nearby subsequent pulse to shift backward in time (i.e., a pulse will “interfere” with the placement in time of adjacent pulses). By having a clock running at a constant frequency, this effect is neutralized. The free-running clock is restricted for use with packetized DT transfers at a 320-megabyte per second or greater transfer rate.

Skew compensation of data signals relative to the clock signal: Skew is the difference in time between one signal on a bus arriving at a point (e.g., a recipient’s connector) relative to a second signal launched by the sender at the same time on another line on the same bus. This is caused by any combination of several factors including differences in PCB trace or cable length and different electrical characteristics of the different signal paths. A device looks for the state of the data signals during a “data valid” window in time established by the clock. If a data transition is skewed so much relative to the clock that it falls outside of the window, the device will not accurately detect the data. One of the largest numbers in the error budget for Ultra320 is skew. At this transfer rate a one nanosecond difference in the time a signal arrives at the recipient relative to the clock could be the difference between good data and an error. For Ultra320 the receiving device performs skew compensation on all data signals simultaneously while examining a known data pattern (see the description of Training pattern that follows for more detail). By knowing when data transitions should occur on the signal lines, the receiving device determines any shift of the data signals in time required to make the signals fall at, or near the center of the data valid window. This shift is then applied to the signals on all subsequent data transmissions.

Training pattern: The training pattern is a pre-determined pattern that is transmitted from the sender to the receiver at a specified time. Because the receiver knows what the pattern will be (i.e., exactly when data transitions should occur), it can use portions of this pattern to perform skew compensation. Other portions of this pattern are used by devices implementing adaptive active filtering (a.k.a., “AAF” or receiver equalization described later in this section) to set the gain of the amplification and other signal adjustments. The definition of the training pattern in the most recent draft of the ANSI standard allows the target to control how often the pattern is sent. The pattern may be sent before each data transmission or after some period of time or event such as a bus reset caused by a new device being added to the system.

Transmitter precompensation with cutback: Transmitter precompensation with cutback is an “open loop” method of trying to compensate for signal loss on the first pulse of a transition by “boosting” the amplitude of the first part of a transition, or “cutting back” the signal for the remainder of the transition. This method compensates for some of the signal loss that is most severe on the first part of a transition. Transmitter precomp is called “open loop” because there is no standard method for the transmitter to receive feedback from the receiver as to how much cutback should be used in any particular case or to adjust dynamically to changes in configurations (e.g., “hot swapping” of devices in systems).

AAF (or “Adaptive Active Filter”, also know as “receiver equalization with filtering”): AAF uses the training pattern for adaptive equalization of the received signal while removing unwanted noise components of the signal with a filter. This method significantly improves the quality of the received signal (background on Quantum’s development and additional detail of this feature are in the next section below). Using the training pattern to perform this adjustment of signal amplitude provides for an inherent “closed loop” system that adjusts signal quality for different cable plants and changes in other conditions. In addition, a standard method has been developed to provide a method for a receiver to disable transmitter precomp in a transmitter. This method was developed because a transmitter-receiver nexus where the receiver implements AAF provides better signal quality when transmitter precomp is disabled, and significantly better signal quality than a nexus with transmitter precomp only.

 

Review Pages

1. Introduction
2. Features
3. Conclusion
4. Detailed Features

 

Pages

  • « first
  • ‹ previous
  • 1
  • 2
  • 3
  • 4

Tags:
Previous Post
Test Methodlogy
Next Post
40GB Roundup Vol.1

Related Posts

Latest Reviews

Noctua NA-FG1 fan grills
Cooling Systems

Noctua NA-FG1 fan grills

Noctua NH-D9L and NH-U9S
Cooling Systems

Noctua NH-D9L and NH-U9S

The future of the motoring industry
Enterprise & IT

The future of the motoring industry

JSAUX Steam Deck Accessories
Gaming

JSAUX Steam Deck Accessories

How Can I Play Old Console Games on My PC Online?
Gaming

How Can I Play Old Console Games on My PC Online?

Popular News

Experience Intel® Core i9-12900KS Ultimate Performance On ASRock Motherboards

Experience Intel® Core i9-12900KS Ultimate Performance On ASRock Motherboards

COLORFUL Introduces the iGame Z690D5 Ultra Motherboard for 12th Gen Intel Core Processors

COLORFUL Introduces the iGame Z690D5 Ultra Motherboard for 12th Gen Intel Core Processors

COLORFUL Launched CVN B660I Mini-ITX Motherboards

COLORFUL Launched CVN B660I Mini-ITX Motherboards

COLORFUL Presents Intel Z790 Series Motherboards for 13th Gen Intel Core CPUs

COLORFUL Presents Intel Z790 Series Motherboards for 13th Gen Intel Core CPUs

GIGABYTE Releases Workstation Motherboards for AMD WRX80 and Intel W680 Chipsets

GIGABYTE Releases Workstation Motherboards for AMD WRX80 and Intel W680 Chipsets

Pioneer announces new internal/external BD Recorders for USA market

Pioneer announces new internal/external BD Recorders for USA market

BIOSTAR INTRODUCES THE Z790A-SILVER MOTHERBOARD

BIOSTAR INTRODUCES THE Z790A-SILVER MOTHERBOARD

BIOSTAR INTRODUCES THE BRAND NEW Z790 VALKYRIE MOTHERBOARD

BIOSTAR INTRODUCES THE BRAND NEW Z790 VALKYRIE MOTHERBOARD

Main menu

  • Home
  • News
  • Reviews
  • Essays
  • Forum
  • Legacy
  • About
    • Submit News

    • Contact Us
    • Privacy

    • Promotion
    • Advertise

    • RSS Feed
    • Site Map
  • About
  • Privacy
  • Contact Us
  • Promotional Opportunities @ CdrInfo.com
  • Advertise on out site
  • Submit your News to our site
  • RSS Feed